


The first small start start in the start s

FIG.3






FIG.5




FIG.6




FIG. 7




FIG.8




FIG.9




FIG.10





FIG.11



7IG.12





FIG.13








FIG.15





FIG.16

The first part and the first with the first term of the first term








FIG. 18




7IG.19

19/25



20/25



A death and the series of the

H_CALL HARDWARE ACCELERATOR (COPROCESSOR) CALL PRIMITIVE													
OPERATION:	PASS	PARAMET	ERS TO	AH C	RDWAF	RE A	CCELE	RATO	R	,			
ASSEMBLER SYNTAX:	H_CAL	L #UU, F	R4-RLA	ST, į	#CODE								
DESCRIPTION: H_CALL PASSES A SET OF REGISTER-BASED PARAMETERS AND A CODE TO HARDWARE BLOCK (COPROCESSOR) #UU													
CONDITION-CODE:	UNAFF	ECTED											
INSTRUCTION FORM		11 10	9	8	7	6	5	4	3	2	1	0	
0 1 0	0	UU	0	1	1		CNT			CO	DE		
INSTRUCTION FIELDS:  UU FIELD—SPECIFIES HARDWARE BLOCK (COPROCESSOR)  00 - BLOCK 0  01 - BLOCK 1  10 - BLOCK 2  11 - BLOCK 3  CNT FIELD—SPECIFIES NUMBER OF REGISTERS TO PASS, BEGINNING WITH R4  000 - RESERVED, DO NOT USE  001 - PASS R4  :  111 - PASS R4—R10													

H_RET HARDWARE ACCELERATOR (COPROCESSOR) RETURN PRIMITIVE													
OPERATION:	PASS	PARAM	ETERS	FRO	DM F	IARDW	ARE	ACCE	LERA	TOR			
ASSEMBLER SYNTAX:	H_RET	#UU,	R4-R	LAST	, #0	ODE	•						
DESCRIPTION: H_RET_PASSES A CODE TO COPROCESSOR #UU AND RECEIVES A SET_OF_RETURN_PARAMETERS_TO_BE_LOADED_INTO_CPU_REGISTERS													
CONDITION-CODE:	UNAFF	ECTED			-								
INSTRUCTION FORM								_	_	_	_	_	_
15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0   1   0	0	UU	,	0	1	0		CNT			CC	DE	
INSTRUCTION FIELDS:  UU FIELD—SPECIFIES HARDWARE BLOCK (COPROCESSOR)  00 - BLOCK 0  01 - BLOCK 1  10 - BLOCK 2  11 - BLOCK 3  CNT FIELD—SPECIFIES NUMBER OF REGISTERS TO PASS, BEGINNING WITH R4  000 - RESERVED, DO NOT USE  001 - PASS R4  010 - PASS R4—R5  :  111 - PASS R4—R10													

H_EXEC HARDWARE ACCELERATOR (COPROCESSOR) EXECUTE PRIMITIVE															
OPERATION: PASS EXECUTION CODE TO HARDWARE ACCELERATOR															
ASSEMBLER SYNTAX: H_EXEC #UU, #CODE															
DESCRIPTION: H EXEC IS USED TO CONTROL A FUNCTION IN COPROCESSOR #ŪU. THE CODE FIELD IS NOT INTERPRETED BY THE CPU															
CONDIT	CONDITION-CODE: UNAFFECTED														
INSTRU	INSTRUCTION FORMAT:														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	1	0	0 0 UU 0 0 CODE												
INSTRUCTION FIELDS:  UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)  00 - BLOCK 0  01 - BLOCK 1  10 - BLOCK 2  11 - BLOCK 3  CODE FIELD-SPECIFIES AN OPERATION CODE FOR A HARDWARE BLOCK															

HARDWARE ACCELERATOR (COPROCESSOR) LOAD PRIMITIVE H LD LOAD OPERAND FROM MEMORY AND PASS TO HARDWARE ACCELERATOR OPERATION: **ASSEMBLER** H LD.[HW][U] #UU, (RX, DISP) SYNTAX: H LD.[U] #UU, (RX, DISP) H LD PERFORMS A LOAD OF A VALUE IN MEMORY, AND PASSES DESCRIPTION: THE MEMORY OPERAND TO THE COPROCESSOR WITHOUT STORING IT IN A GPR. THE H LD OPERATION HAS THREE OPTIONS, W-WORD, H-HALF WORD AND U-UPDATE. DISP IS OBTAINED BY SCALING THE IMM2 FIELD BY THE SIZE OF THE LOAD, AND ZERO-EXTENDING. THIS VALUE IS ADDED TO THE VALUE OF REGISTER RX AND A LOAD OF THE SPECIFIED SIZE IS PERFORMED FROM THIS ADDRESS, WITH THE RESULT OF THE LOAD PASSED TO THE HARDWARE INTERFACE. FOR HALFWORD LOADS, THE DATA FETCHED IS ZERO-EXTENDED TO TO 32-BITS. IF THE .U OPTION IS SPECIFIED, THE EFFECTIVE ADDRESS OF THE LOAD IS PLACED IN REGISTER RX AFTER IT IS CALCULATED CONDITION-CODE: UNAFFECTED **INSTRUCTION FORMAT:** 7 5 4 3 2 1 10 9 8 6 11 14 13 12 15 UP RX SZ IMM2 1 UU 0 1 0 0 **INSTRUCTION FIELDS:** UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR) 00 - BLOCK 0 01 - BLOCK 1 10 - BLOCK 2 11 - BLOCK 3 SIZE-SPECIFIES LOAD SIZE 0 - WORD 1 - HALFWORD UP-SPECIFIES WHETHER THE BASE REGISTER SHOULD BE UPDATED 0 - NO UPDATE 1 - UPDATE BASE REGISTER WITH EFFECTIVE ADDRESS IMM2 FIELD-SPECIFIES A 2-BIT SCALED IMMEDIATE VALUE

REGISTER X-SPECIFIES THE BASE ADDRESS TO BE ADDED TO THE SCALED

IMMEDIATE FIELD

H ST HARDWARE ACCELERATOR (COPROCESSOR) STORE PRIMITIVE

OPERATION: STORE OPERAND TO MEMORY FROM HARDWARE ACCELERATOR

**ASSEMBLER** 

SYNTAX:

H ST.[HW][U] #UU, (RX, DISP)

DESCRIPTION: H\_ST\_PERFORMS A STORE TO MEMORY, OF AN OPERAND FROM A COPROCESSOR WITHOUT STORING IT IN A GPR. THE H\_ST\_OPERATION HAS W—WORD, H—HALF WORD AND U—UPDATE. DISP IS OBTAINED BY SCALING THE IMM2 FIELD BY THE SIZE OF THE STORE AND ZERO—EXTENDING. THIS VALUE IS ADDED TO THE VALUE OF EGISTER RX AND STORE OF THE SPECIFIED SIZE IS PERFORMED TO THIS ADDRESS, WITH THE DATA FOR THE STORE OBTAINED FROM THE HARDWARE INTERFACE. IF THE .U OPTION IS SPECIFIED, THE EFFECTIVE ADDRESS OF THE LOAD IS PLACED IN REGISTER RX AFTER IT IS CALCULATED

CONDITION-CODE: UNAFFECTED

**INSTRUCTION FORMAT:** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	0	0	U	IU	1	SZ	1	UP	IM	IM2		RX				

#### **INSTRUCTION FIELDS:**

UU FIELD-SPECIFIES HARDWARE BLOCK (COPROCESSOR)

00 - BLOCK 0

01 - BLOCK 1

10 - BLOCK 2

11 - BLOCK 3

SIZE-SPECIFIES STORE SIZE

0 - WORD

1 - HALFWORD

UP-SPECIFIES WHETHER THE BASE REGISTER SHOULD BE UPDATED

0 - NO UPDATE

1 - UPDATE BASE REGISTER WITH EFFECTIVE ADDRESS IMM2 FIELD-SPECIFIES A 2-BIT SCALED IMMEDIATE VALUE

REGISTER X-SPECIFIES THE BASE ADDRESS TO BE ADDED TO THE SCALED IMMEDIATE FIELD